I. INTRODUCTION
T HE full-bridge (FB) zero-voltage-switched (ZVS) converter shown in Fig. 1 is the most widely used soft-switched circuit in high-power applications, [1] - [3] . This constant-frequency converter employs phase-shift (PS) control and features ZVS of the primary switches with relatively small circulating energy. However, full ZVS operation can only be achieved with a limited load and input-voltage range, unless a relatively large inductance is provided in series with the primary winding of the transformer either by an increased leakage inductance of the transformer and/or by an additional external inductor. This increased inductance has a detrimental effect on the performance of the converter since it causes an increased loss of the duty cycle on the secondary side, as well as severe voltage ringing across the secondary-side output rectifiers due to the resonance between the inductance and the junction capacitance of the rectifier. The secondary-side ringing can be suppressed by either a passive RCD snubber, shown in Fig. 1 , or an active snubber described in [1] . For implementations with an external primary inductor, the ringing can also be effectively controlled by employing primary-side clamp diodes and shown in Fig. 1 , as proposed in [2] . While the snubber approaches in [1] and [2] offer practical and efficient solutions to the secondary-side ringing problem, they do not offer any improvement of the secondary-side duty-cycle loss.
Several techniques have been proposed to extend the ZVS range of FB ZVS converters without the loss of duty cycle and secondary-side ringing [4] - [7] . Generally, these circuits achieve ZVS for all primary switches in an extended load and inputvoltage range by utilizing energy stored in the inductive components of an auxiliary circuit. Ideally, the auxiliary circuit needs to provide very little energy, if any, at full load because the full-load current stores enough energy in the converter's inductive components to achieve complete ZVS for all switches. As the load current decreases, the energy provided by the auxiliary circuit must increase to maintain ZVS, with the maximum energy required at no load. In the approaches described and analyzed in [4] and [5] , the energy stored for ZVS is independent of load, therefore these FB ZVS converters cannot optimally resolve the tradeoff between power-loss savings brought about by a full-load-range ZVS and power losses of the auxiliary circuit. A number of FB ZVS converters that feature ZVS over the entire load range with adaptive energy storage in the auxiliary circuit have been introduced in [6] and [7] . However, a major deficiency of these converters is a relatively high circulating energy that is needed to achieve no-load ZVS and that is due to a relatively large inductor employed to assist ZVS. In this paper, a FB ZVS converter with adaptive energy storage that offers ZVS of the primary switches over a wide load range with greatly reduced no-load circulating energy and with significantly reduced secondary-side duty cycle loss is introduced. The proposed converter can be controlled by either constant-frequency PS control or conventional PWM control. Due to the space limitation of this paper, only PWM control operation is described. Fig. 2 shows the proposed FB ZVS converter that provides ZVS for the bridge switches over a wide range of load current. As shown in Fig. 2 , the proposed converter employs low-power auxiliary transformer TRA to extend the ZVS range. The primary of auxiliary transformer TRA is connected to the center tap of power transformer TR and the ground through blocking capacitor , whereas its secondary is connected in series with the primary winding of power transformer TR and inductor . Auxiliary transformer TRA is only used to adaptively store a relatively small amount of energy into primary inductor that is required for ZVS. Finally, two diodes are connected from the node connecting the primary of the power transformer and the secondary of the auxiliary transformer to the positive and negative (ground) rails of the bridge to provide a path for the current through primary inductor , which is used to store ZVS energy.
II. PWM ZVS FB CONVERTER
When the load voltage is regulated, as the load current and/or input voltage decreases, the duty cycle of each PWM switch, i.e., switches and , decreases so that the volt-second product on the windings of power transformer TR also decreases. At the same time, the volt-second product on the windings of auxiliary transformer TRA increases, which proportionally increases the energy stored in the primary inductor. Due to the adaptive nature of the energy available for ZVS stored in the primary inductor, which increases as the load current and/or input voltage decreases, the proposed circuit can achieve ZVS in a very wide range of load current, including no load, with minimal circulating energy.
In the proposed circuit, since the ZVS energy stored in the primary inductor is dependent on its inductance value and the volt-second product of the secondary of auxiliary transformer TRA, the size of the primary inductor can be minimized by properly selecting the turns ratio of auxiliary transformer TRA. As a result, the size of the primary inductor is very much reduced compared to that of the conventional PS FB converter shown in Fig. 1 . In addition, since the auxiliary transformer does not need to store energy, its size can be small. Finally, because the energy used to create the ZVS condition at light loads is not stored in the leakage inductances of transformer TR, the transformer's leakage inductances can also be minimized. As a result of the reduced total primary inductance, i.e., the inductance of the primary inductor used for ZVS energy storage and the leakage inductance of the power transformer, the proposed converter exhibits a relatively small duty-cycle loss, which minimizes both the conduction loss of the primary switches and the voltage stress on the components on the secondary side of the transformer, which improves the conversion efficiency. Moreover, because of the reduced total primary inductance, the secondary-side parasitic ringing is also reduced and is effectively controlled by primary side diodes and . As shown in the timing diagram in Fig. 2 , for constant-frequency, variable duty cycle control of the proposed converter, switches and always operate with approximately 50% duty cycle, whereas switches and have a duty cycle in the range from 0% to 50%.
A. Operation
To facilitate the explanation of the operation of the circuit in Fig. 2, Fig. 3 shows a simplified circuit diagram. It should be noted that ideal switches -in Fig. 3 represent switches -in Fig. 2 , respectively. In the simplified circuit it is assumed that the inductance of output filter is large enough so that during a switching cycle the output filter can be modeled as a constant current source with a magnitude equal to output current . Also, it is assumed that the capacitance of capacitor is large enough so that the capacitor can be modeled as a constant voltage source. Because the average voltages of the windings of both transformers are zero and because switches and operate with approximately 50% duty cycle, the magnitude of the voltage source that models is approximately 2. Blocking capacitor , which is used to prevent transformer core saturation due to various bridge component mismatching, can be neglected since it has no significant effect on the operation of the circuit.
To further simplify the analysis, it is assumed that the resistance of each conducting semiconductor switch is zero, whereas the resistance of each non-conducting switch is infinite. In addition, the leakage inductance of auxiliary transformer TRA and the magnetizing inductances of both transformers are neglected since their effect on the operation of the circuit is not significant. However, the output capacitance of each primary switch is not neglected in this analysis since it is important for understanding the operation of the proposed circuit. Finally, since turns ratio of auxiliary transformer TRA, which equals , is much greater than unity, current through winding of TRA is very small compared to primary current and is neglected, i.e., in the following analysis it is assumed that 0. Fig. 4 shows topological stages of the proposed converter during a switching period, whereas Fig. 5 shows its key waveforms. As shown in Fig. 4(a) , when diagonal switches and are conducting, primary voltage is positive so that load current flows through rectifier and the lower secondary of power transformer TR. Since during this topological stage diodes and are reverse biased, the reflected primary cur- rent , where , is flowing through closed switch , primary inductor , winding of auxiliary transformer TRA, primary winding of transformer TR, and closed switch . During this topological stage, almost all the input voltage is induced across primary winding of transformer TR because the impedances of primary inductor and winding of auxiliary transformer TRA are very small compared to the reflected output impedance across primary winding of transformer TR. As a result, the potential of the center tap of primary winding is 2 2, and hence, the voltage across each winding of auxiliary transformer TRA is near zero, i.e., 0, as shown in Fig. 5 . After switch is turned off at , primary current starts charging output capacitance of switch and discharges output capacitance of switch , as shown in Fig. 4(b) . As a result, voltage across switch starts increasing toward , whereas voltage across switch starts decreasing toward zero. At the same time, auxiliary transformer winding voltages and start increasing from zero to 2 and 2 , respectively. Because of the increasing voltage , diode becomes forward biased and clamps the potential of node to .
Since the energy for charging and discharging is supplied from filter inductor , which generally has a large inductance, this energy is large enough to completely discharge even at low currents, as illustrated in Fig. 5 . After is completely discharged, i.e., after the voltage across switch reaches zero at , primary current continues to flow through the antiparallel diode of switch .
When the voltage across switch becomes zero, voltage across the power transformer also becomes zero since the primary of the transformer is shorted by the simultaneous conduction of the body diode of and diode . As a result, the secondary windings are also shorted so that rectifiers and can conduct the load current simultaneously. However, because of the leakage inductance of transformer TR, load current is still carried by the lower secondary through rectifier since no voltage is available to commutate the current from the lower secondary and to the upper secondary and if ideal components are assumed. With real components this commutation voltage exists, but is too small to commutate a significant amount of current from the lower to the upper secondary so that even with real components the majority of the current is still found in the lower secondary and its corresponding rectifier . As a result, during the topological stage when switches and are conducting, shown in Fig. 4(c) , primary current stays virtually unchanged, i.e., . Since during the topological stage in Fig. 4(c) diode is conducting, voltage 2 is applied directly across primary inductor , which linearly increases current until switch is turned off at , as illustrated in Fig. 5 . During time interval -, the linearly increasing current through diode , , is given by (1) so that current is (2) During this interval, the voltage across switch is kept zero because diode clamps the potential of node to . As a result, switch is turned on with ZVS at . After switch is turned off at , current begins charging output capacitance of switch and discharging capacitance of switch , as shown in Fig. 4(d) . By properly selecting turns ratio of auxiliary transformer TRA and the inductance value of , the energy stored in will be enough to charge capacitance of switch and discharge capacitance of switch even at no load. After capacitance is discharged, primary current continues to flow through the antiparallel diode of switch so that switch can be turned on with ZVS after , as shown in Fig. 5 . Because in this topological stage voltage across switch that is in opposition to voltage is increasing, current starts decreasing. When current becomes zero at , diode stops conducting so that primary current starts decreasing because a negative voltage appears across primary inductor and leakage inductance of transformer TR. At the same time, load current begins commutating from the lower secondary and rectifier into the upper secondary and corresponding rectifier . The rate of change of the primary current is given by (3) since . When the commutation of the load current from the lower to the upper secondary is completed at , the primary current commutation from the positive to negative direction is also finished so that the primary current is . After the primary current is commutated in the negative direction, voltages and of the windings of auxiliary transformer TRA quickly collapse to zero, as illustrated in Fig. 5 .
The circuit stays in the topological mode shown in Fig. 4 (g) with diagonal switches and turned on until switch is turned off at , which marks the end of the first half of the switching period and the beginning of the second half of the switching period. As shown in Fig. 6 , a complete cycle of secondary voltage is achieved in each of the first half and second half of the switching period. In the second half of the switching period, the operation of the circuit is exactly the same as the operation in the first half of the switching period as illustrated in Figs. 4(h)-(l) and 5.
The operation of the circuit in Fig. 2 with PS control is similar to that of the described variable duty cycle control.
B. Design Considerations
As already explained, in the proposed circuit shown in Fig. 2 , lagging-leg switches and can achieve complete ZVS turn on even at very light loads because the ZVS conditions are maintained by voltage and diodes and . However, to achieve ZVS of leading-leg switches and in a wide load range, it is necessary to store enough energy in primary inductor by properly selecting turns ratio of auxiliary transformer TRA and the inductance value of . The total energy stored in inductor prior to the turn off of a leading-leg switch and subsequent turn on of the other leading-leg switch is given by (4) where is the current of inductor at the moment when a leading leg switch turns off, i.e., at moments and in Fig. 5 . Since (5) and (6) substituting expression (1) for and into (4) and recognizing that and flow only during the off time (1 2, as shown in Fig. 5 , the stored energy in available for ZVS of the leading-leg switches can be expressed as (7) where is the switching frequency. Neglecting the transformer winding capacitances and any other parasitic capacitance, to achieve ZVS of leading-leg switches, stored energy must be at least equal to the energy required to charge output capacitance (of the leading-leg switch that is turning off) to and discharge output capacitance (of the other leading-leg switch that is about to be turned on) to zero, i.e. (8) From (7) and (8), it follows that the ZVS condition is (9) For a properly designed converter, duty cycle is very close to 1 at full load. Therefore, the ZVS condition can be expressed as (10) at full load, where is the full load current. As it can be seen from (10), almost all the energy stored in is from the output current reflected into the primary.
However, according to (9), at no load ( 0) or light loads all energy stored in is due to currents or . Since at no load , the ZVS condition can be rewritten as (11) Expressions (10) and (11) can be used to estimate the required value of primary inductance and turns ratio of auxiliary transformer . From (10), can be calculated as (12) where is the high line input voltage since it represents the worst-case input voltage. To minimize full-load circulating energy and the size of inductor , the smallest value of that satisfies (12) should be selected, i.e.
(13)
Once is determined according to (13), desired range of can be calculated from (11) as (14) To minimize no-load circulating energy and the size of the auxiliary transformer, the turns ratio of the auxiliary transformer should be maximized, i.e., should be selected so that
With and selected according to (13) and (15), the proposed circuit achieves complete ZVS over the entire load range.
It should be noted that the value of in the proposed circuit is many times smaller than the value of primary inductance required to achieve ZVS for the primary switches in the conventional PS FB ZVS-PWM converter shown in Fig. 1 . In fact, the value of in the conventional converter is determined by the condition that has enough energy to achieve ZVS at the minimum desirable current, i.e.
(16) where is the minimum current at which complete ZVS can be achieved. Therefore, to achieve ZVS in the conventional circuit from full load to only 50% of full load, must be four times larger than in the proposed circuit. To extend the ZVS range to 25% of full load, must be sixteen times larger than . Because of a substantially reduced value of primary inductance compared to the required value of in the conventional PS FB ZVS converter, the secondary-side duty-cycle loss of the proposed circuit is also substantially reduced compared to that of the conventional PS FB ZVS converter. At the same time, the reduced value of reduces the energy in the parasitic ringing on the secondary side. In fact, this parasitic ringing is very much suppressed in the circuit in Fig. 2 because diodes and clamp the primary voltage of the power transformer to the input voltage. Since the leakage inductance of the power transformer in the proposed circuit can be minimized because it is not used to store ZVS energy, the primary winding clamp also effectively clamps the secondary winding voltage. Any parasitic ringing due to the residual leakage inductance of the transformer can be controlled with a small (low-power) snubber circuit.
III. EXPERIMENTAL RESULTS
The performance of the proposed converter was verified on a 2-kW, 120-kHz prototype circuit designed to operate from a 380-V dc input voltage and provide 48-V dc output voltage. The component values of the experimental circuit are shown in Fig. 6 . To distribute losses, the experimental circuit was designed with two transformers with their primary windings connected in series to ensure current sharing between their secondaries. The product of rms voltage and rms current of the primary winding of each transformer is approximately 1.48 kVA at 2-kW output power. It should be noted that the product of rms voltage and rms current of the primary winding of auxiliary transformer TRA is approximately 30 VA at full load. The control circuit was implemented with a constant-frequency PWM FB controller ISL6753 from Intersil. For performance comparison purposes, an experimental prototype of the conventional FB ZVS converter was also built. The conventional FB ZVS converter was designed with an external inductance of 18 H in series with the primary windings of the two transformers (13 T:5 T:5 T) to achieve ZVS over the load range from 50% to 100%.
The efficiency measurements for both the conventional PS FB ZVS converter and the proposed FB ZVS converter are summarized in Fig. 7 . As can be seen in Fig. 7 , the proposed converter shows a much higher efficiency than the conventional converter through the entire power (load-current) range. At full power the efficiency improvement is around 1.6%, which translates into a conduction loss reduction of more than 20%. In addition, by comparing secondary-winding voltage waveforms in Figs. 8 and 9, it can be seen that the conventional FB ZVS converter exhibits severe ringing, whereas the corresponding waveforms of the proposed FB ZVS converter show no ringing. Also, at full load ( 40 A), the conventional FB ZVS converter exhibits a much larger secondary-side duty cycle loss Fig. 8(b) compared to that of the proposed FB ZVS converter Fig. 9(b) . As shown in Figs. 8(b) and 9(b), the duty cycle losses of the conventional and proposed FB ZVS converters are approximately 820 ns and 250 ns, respectively. The useable duty cycle of the proposed converter is increase approximately 13.7%. As a result, the transformer turns ratio of the proposed converter is increased to be 15 T:5 T:5 T in comparison with that of the conventional converter. By increasing the transformer turns ratio, both the conduction loss of the primary switches and the voltage stress on the components on the secondary side of the transformer are decreased. For the proposed converter, the current through diodes and used to store energy for ZVS can be inferred from the current waveform of , as indicated in Fig. 9(a) and (b) . Finally, Fig. 10 shows the gate signals of PWM switches and along with their drain-to-source voltage waveforms confirming that these switches are turned on at zero voltage.
IV. CONCLUSION
A new soft-switched FB converter that offers ZVS over a wide range of output load has been described. The proposed constant-frequency converter that can be controlled by either PS or variable duty-cycle PWM control achieves ZVS with substantially reduced duty cycle loss and no-load circulating energy.
The operation and performance of the proposed topology was verified on a 2-kW (48 V/40 A) experimental converter operating at 120 kHz from a 380-V dc input. The measured fullload efficiency improvement with respect to the conventional FB ZVS converter was around 1.6%.
